


# FAST data acquisition at Cosmo-Z board

Jiří Záhora

- 8 channels of 12-bit 125MHz ADC
- XILINX's FPGA "ZYNQ"



# Why FPGA

- Field-programmable gate array
- It's fast
- Signal processing during acquisition
- Reducing amount of data


# Math restrictions for HW implementation

- Easy operations
  - add, subtract, multiply, divide  $2^n$
- Difficult operations
  - general division, square root

Trigger condition:  $\frac{\text{fir}(sig) - \text{mean}(nsb)}{\text{stdev}(nsb)} > threshold$

Rewrite for FPGA implementation:

$$(\text{fir}(sig) - \text{mean}(nsb))^2 > threshold \cdot \text{var}(nsb)$$



# Next steps

- Better signal filtering
  - Currently moving average filter (width = 64)
  - Implement FIR filter, different widths, thresholds
- Rewrite code for better parametrization
- Add GPS timestamps
- Repair broken board

Thanks for attention



